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Abstract—Verification of analog circuit specifications is a
challenging task requiring expensive test equipment and time
consuming procedures. This paper presents a method for low
cost parameter verification based on statistical analysis of
a digital signature. A CMOS on-chip monitor and sampler
circuit generates the digital signature of the CUT. The monitor
composes two signals (x(t), y(t)) and divides the X-Y plane
with nonlinear boundaries in order to generate a digital code for
every analog (x, y) location. A metric to be used to discriminate
the golden and defective signatures is also proposed. The metric
is based on the definition of a discrepancy factor performing
circuit parameter identification via statistical and pre-training
procedures. The proposed method is applied to verify possible
deviations on the natural frequency of a Biquad filter. Simulation
results show the possibilities of the proposal.
Index Terms—Mixed-Signal Test, Specification Verification,
Monitoring, Nonlinear Zone Boundary.
I. INTRODUCTION
AS circuits increase in complexity, internal signals be-come deeper embedded into the structure what makes
difficult their tracking from IC’s primary inputs/outputs.
Analog and mixed-signal test, in parameter validation pro-
cedures, highlights the divorce between new technologies
and available test methods. Manual test procedures and the
high costs of analog automatic test equipments (AATEs)
used for traditional specification based test require increasing
resources. In order to assure quality, different methods have
been proposed.
Oscillation based test (OBT) has been highly accepted
and lately expanded by many authors [1]–[3]. The method
consists on making some changes in the CUT which drive the
system into a characteristic oscillation. Studying the resulting
waveform many defects are detected. Yet, changes should be
of minimum impact in the CUT’s normal operation what may
be a drawback of the method.
Otherwise, transient testing compares fault-free patterns
with some characteristics of the CUT response to simple
stimulus (step response or similar). Comparing responses, it is
possible to discriminate between defective and non-defective
circuits [4]–[6]. On the other hand, structural fault based tests
look for the best stimuli to excite the fault. However, in many
situations, fault-free does not mean specifications compliant
[7], [8].
Alternate test methods [9], [10] try to overcome this analog
test scenario using regression models as a technique to predict
circuit specifications. Monitoring the power supply current
has been used to detect faulty behavioural activity in the
CUT [11]. Trying to improve the current resolution, some
techniques use multiple chip supply paths [12] or study
some interesting points of the circuit [13]. The impact of
the monitor insertion into the supply lines and the increment
of leakage currents in nanotechnologies limit the viability of
these strategies.
In this paper we focus on built-in monitoring of analog
signals combined with the on-chip digital signature generation
in order to overcome AATE costs. Monitoring can be applied
in production testing, diagnosis, parameter validation and
signal integrity as well as in field and on-line test. Oscillation
test method [2], [3], current monitoring [12], [13], and zoning
[14], [15], have been used in the past for these purposes with
promising results in digital and mixed-signal applications.
For test purposes, X-Y zoning uses straight lines to cut
the plane into zones in order to monitor signal compositions
(Lissajous curves) [16], [17]. Recently, a generalization of the
monitoring method for multiple variables using several hyper-
planes has been proposed. The study is based on Lissajous
compositions in a CUT with multitone excitation [18].
In this context, we present: (a) A CMOS digital signature
generator and (b) a metric to validate the circuit specifications.
The latter is based on the definition of a discrepancy factor
and its possibility to verify specifications via statistical and
circuit pre-training methods.
The paper is organized as follows. Section II is devoted to
present the X-Y zoning method, its possibilities and benefits
in circuit testing. Section III introduces the new structure of
the nonlinear boundary based signature generator. An on-
chip implementation in a 65 nm technology is presented.
Section IV is devoted to signature comparison through the
defined discrepancy factor and its direct application to validate
the natural frequency of a Biquad filter. In section V a
summary of the work and conclusions are presented.
2II. X-Y ZONING METHOD DESCRIPTION
In the X-Y zone testing method, signal monitoring is based
on the composition of two signals of the circuit, x(t) and
y(t), in a similar way an oscilloscope in X-Y mode represents
the trace on the screen. If the ratio of the frequencies of the
composed periodic signals is rational, the resultant curve is
also periodic becoming the well-known Lissajous curves.
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Fig. 1. Lissajous composition of a multitone input signal and the low pass
output of a Biquad filter. Nominal shape (left) and 10% shift in the natural
frequency of the filter (right).
Previous work on monitoring signals in the X-Y plane,
is based on dividing the plane by straight lines that delimit
the zones where the curve is allowed to have points and the
zones where the points are not expected. As an example of
application, the output of a low pass filter is represented as
a function of its multitone input, generating the Lissajous
curve of the CUT. The nominal fault-free curve is represented
in the left side in Fig. 1. On the right, the figure shows
the Lissajous curve with parameters of the filter out of
specification tolerance. In this way, a large set of parametric
and catastrophic defects can be detected by just checking
whether or not the Lissajous curve remains in the specified
zones. Using multiple partitions, the digital code of the zones
traversed by the Lissajous curve becomes the digital signature
of the circuit. Digital signatures are efficiently processed
thereby reducing the overall mixed-signal test costs.
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Fig. 2. Monitor schematic.
The implementation of a straight line in the X-Y plane
has been accomplished with the use of weighted adders and
comparators. Several monitors have been proposed in the
past for this purpose [15], [17], [19]. In these approaches,
the defective Lissajous was previously studied to select the
best X-Y partitions delimited with straight lines. In [20] we
proposed cutting the X-Y plane with non-straight boundaries.
The method takes advantage of the nonlinear dependence of
the NMOS transistor drain current ID as a function of its
gate-source voltage VGS. The benefit is the simplification and
the size reduction of the monitor.
In this work we go further presenting an efficient method
for digital signature comparison and a metric for analog
parameter validation.
III. MONITOR FOR DIGITAL SIGNATURE GENERATION
Current comparison is a straightforward way to implement
control lines composing two or more voltage signals. In con-
trast with voltage comparison, the easy way to add and sub-
tract currents (Kirchhorff’s law) allows very simple structures
to be used. Furthermore, in CMOS applications, the quasi-
quadratic current-voltage characteristic of MOS transistors in
saturation, enables the implementation of nonlinear curves to
delimit zones in the X-Y plane. These characteristics make
easier the generation of efficient zone boundaries and the
reduction of area overhead.
Fig. 3. Monitor layout.
A. Circuit Design
In order to implement the current comparison we propose
the differential input stage of Fig. 2 [21], [22]. In the proposal,
four input signals are used, even though the structure can be
generalized by simply adding transistors in parallel.
This circuit with only two NMOS input transistors is the
well-known “Source grounded differential pair” or “Pseudo
3differential pair”. For the PMOS, we use equal sized transis-
tors M5 and M8 as active loads while equal sized transistors
M6 and M7 perform the required feedback in order to improve
the gain of the stage.
As shown in Fig. 2, input signals (V1 to V4) are directly
connected to the gate of NMOS transistors (M1 to M4
respectively), which deliver the current to be added at each
side of the differential input stage. Every transistor current
is selected according to the needed curve parameters by
adequately sizing the input transistor dimensions (W/L).
The layout of the proposed monitor, implemented in
STMicroelectronics 65 nm CMOS technology, is depicted in
Fig. 3. It also includes a high gain output stage. In the design,
the transistors have been split in four to balance the structure
in order to satisfy two-dimension common-centroid strategies
[23] and thus minimize mismatch effects.
B. Commutation Curves
As can be observed in TABLE I, by interchanging positions
of the four input voltages, curve shape and location are
controlled. Fig. 4 shows the layout simulation results of the
curves corresponding to circuits with the sizes and voltages
specified in TABLE I.
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Fig. 4. Layout simulated control lines of TABLE I.
Comparing V1 and V3 voltages (one signal at each side of
the differential pair) and setting V2 and V4 to a DC level, the
resulting curves are segments of hyperbolae (curves 1 and 2
in Fig. 4). If both sides are symmetrical (transistor aspect ratio
and constant voltages) we obtain a degenerated hyperbola that
becomes a straight line cutting the plane at 45 degrees (curve
6 in Fig. 4).
On the other hand, we use both voltages in one branch of
the differential pair (V3, V4), to control the line position, con-
necting two DC levels. With this configuration the quadratic
addition of V1 and V2 happens and segments of ellipses are
obtained as can be seen in curves 3 to 5. Ellipses become
a straight line for input voltages below the threshold voltage
because input transistors do not deliver current to the addition.
Similar effect affects hyperbolae when reaching the axis.
TABLE I
INPUT TRANSISTOR DIMENSIONS AND APPLIED VOLTAGES FOR THE
CURVES DEPICTED IN FIG. 4
Transistor widths (nm)
(L = 180 nm) Applied input voltages (V)
M1 M2 M3 M4 V1 V2 V3 V4
1 300 600 600 300 Y axis 0.2 X axis 0.6
2 300 600 600 300 0.6 Y axis 0.2 X axis
3 1800 1800 1800 1800 Y axis X axis 0.55 0.55
4 1800 1800 1800 1800 Y axis X axis 0.3 0.3
5 1800 1800 1800 1800 Y axis X axis 0.75 0.75
6 1800 1800 1800 1800 Y axis 0.5 X axis 0.5
IV. DIGITAL SIGNATURE PROCESSING
A. Basic Approach
In [20] a generalized test method using two observable
signals was proposed. Test monitors the Lissajous trace across
the nonlinearly divided X-Y plane comparing the resulting set
of codes against the golden sequence. In the present work,
in order to improve the resolution of the method for small
parametric deviations, a new methodology and specification
verifying process are proposed.
The zones in Fig. 4 are codified in such a way that every
monitor delivers a digital “0” for the region that contains the
origin, and a digital “1” for the complementary. Outputs from
the monitors are processed by an asynchronous sampler which
generates the periodic digital signature.
The signature of a CUT is defined as the sequence of pairs
of zone code and time interval of permanence of the CUT’s
signals in a zone. This way, the signature registers the zone
codes and the duration of the Lissajous curve in the same
zone.
Formally, if the periodic Lissajous curve crosses k zones,
Z1, Z2, . . . , Zk, and the time duration in each zone is denoted
as ∆i, ∀i = 1, . . . , k, the CUT’s signature is defined as,
SIGNATURE = {(Z1,∆1), (Z2,∆2), . . . , (Zk,∆k)} (1)
where Zi represents the code of the ith zone traversed and
∆i represents the time duration in the ith zone.
The implementation is schematized in Fig. 5, where an m-
bit counter holds the time between code samples. Besides, in
Fig. 6, the golden and +10% f0 shift Lissajous curves can
be observed when crossing the X-Y plane. The faulty trace
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Fig. 5. Asynchronous sampling of digital signatures of the example depicted
in Fig. 6 and Fig. 7.
draws on different zones at different instants which generates
a different piecewise function.
The upper chronogram in Fig. 7 shows the zone code (in
decimal) for any time t within the period of the Lissajous
curves. This procedure in turn leads to a more precise
and easier signature comparison when using an appropriate
difference between function pairs. Due to the zone cod-
ification criterion, neighbour zones only vary in one bit.
Furthermore, Hamming distance is suitable as can be ob-
served in Fig. 7 lower chronogram, where the Hamming
golden-defect distance is plotted during a period. Note the
achievement of 2 (in Hamming distance sense) in the interval
[48, 50]µs. This is because, in Fig. 6, the faulty trace reaches
zone 1111102 (6210) instead of the sequence 0111102 (3010),
0111002 (2810), 1111002 (6010) what will define a free-defect
Lissajous.
An indicator of signature difference is required. To achieve
this goal we define the discrepancy factor as,
DF =
∫ T
0
dist(f, g) dt (2)
where the functions f(t) and g(t) respectively represent the
defective and golden zones defined within the period T of the
Lissajous curves. Operator dist() is the Hamming distance of
the codes at each time instant. It indicates the discrepancy
of the defective and golden instantaneous codes weighted by
the duration of interval in which the Lissajous curve remains
in the same zone. This discrepancy factor is sensitive to the
length of the curve. To avoid this handicap, a normalized
version of the discrepancy factor will be used,
NDF =
1
T
∫ T
0
dist(f, g) dt (3)
The previous definition matches with the average value of
the Hamming distance chronogram over the interval [0, T ].
For the example of Fig. 7, a NDF of 0.102102 is obtained.
In order to investigate the reliability of the normalized
discrepancy factor, extensive software simulation has been
performed. It explores different degrees of deviation in the
parameter under validation. Results are as expected: The
discrepancy factor increases almost linearly with the amount
of deviation and symmetrically with positive and negative
defects, as can be seen in Fig. 8. Simulations on a Biquad
filter with added white noise have been performed. In it, we
use a 3σ spread of 1.5% of the supply voltage. Simulations
show that deviations as low as 1% in the natural frequency
of the filter are easily detected.
B. Parameter Verification Process
First, it is necessary to study if there is a difference be-
tween Hamming signatures of positive and negative defective
circuits. To achieve this, a set of training defects have been
considered: -10%, -9%,. . . , +9%, +10%. After computation,
signatures are entirely equalized in time, as to obtain unique
sized vectors. For instance, in our low pass filter, the resulting
dimension of the previous set of defects is 136. Then, a set of
20 vectors of R136 have to be compared in order to identify
significant difference between positive and negative defects.
To this purpose, Euclidean distance has been used. Fig. 9
shows, in a 3D plot, the two-by-two comparison results. As
can be seen, positive and negative defects respectively lay
together in a R136 space. Distances between same types of
defects are also smaller over those mixing different types of
defects.
A simple method to scatter the two groups of defects is to
compute a separation hyperplane. This data clustering method
is performed by the calculation of the centre of gravity of
every set and use it to define the hyperplane parameters. Let
us respectively define z+ and z− as the centre of gravity of
the positive and negative set of defects. In a N -dimensional
vector space, a hyperplane takes the form,
pi ≡
N∑
i=1
ni(zi − pi) = 0 (4)
where n = (n1, . . . , nN ) is a vector normal to pi and p =
(p1, . . . , pN ) is any point within pi. In this way, the following
definitions become natural (see Fig. 10),
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Fig. 6. Control lines with zone codification (in binary and decimal) and
Lissajous compositions: golden and +10% shift in f0.
n = z+ − z−, p = z
+ + z−
2
(5)
With the calculated pi-hyperplane, parameter identification
is easy because we only have to evaluate the resulting
Hamming signature in the pi equation. If the evaluation yields
a positive number, the defect is positive and if it yields
a negative value, the defect is negative. Defect quantity is
determined by the use of the graphical data of Fig. 8.
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Fig. 7. Digital signatures and Hamming distances chronogram for +10%
shift in f0. NDF = 0.102102.
V. CONCLUSIONS
A low cost X-Y zoning monitor circuit has been proposed
based on a four input current comparator and followed by
a high gain stage. The monitor divides the X-Y plane with
nonlinear boundaries into zones in order to generate a digital
output for each analog (x, y) location. Zone boundaries can
be adjusted by changing the biasing voltages and/or the aspect
ratio of the input transistors.
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Fig. 8. Normalized discrepancy factor for defects in f0.
In order to verify analog circuits with two observable
signals, we define a metric to compare golden-defective digital
signatures. Comparison is performed using the concept of
Hamming distance and defines a discrepancy factor which
extracts the amount of defect deviation. A normalized dis-
crepancy factor (NDF) has been defined as the average value
of the Hamming distance of the digital zone codes weighted
by the time duration of each code.
Verification process is divided in two stages. The former
is a data clustering method to compute a separation plane
using a training set of defects which lay in opposite space
regions. The latter verifies the circuit parameter deviation.
This is performed using the mapping of the discrepancy factor
and the quantity of deviation within the same sign group.
The method targets the verification of analog parameter
specifications in analog and mixed-signal circuits.
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Fig. 9. Distance between pairs of Hamming signatures.
Results, based on the case example of a Biquad CUT, reflect
the viability of the method. Accuracy is extremely dependant
6Z-
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p
n

Fig. 10. Sketch of the separation plane in a three-dimensional vector space.
on the timing precision (counter size) and the signal quality.
Simulations in a noisy environment, with a 3σ spread of 1.5%
of the supply voltage, show encouraging results in detecting
deviations as low as 1% in the natural frequency of the filter.
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